# Bipolar Junction Transistor (BJT)

**CHAPTER 3** 

#### Introduction


- The basic of electronic system nowadays is semiconductor device.
- The famous and commonly use of this device is BJTs
  - (Bipolar Junction Transistors).
- It can be use as amplifier and logic switches.
- BJT consists of three terminal:
  - → collector : C
  - → base : B
  - →emitter : E
  - Two types of BJT: pnp and npn

#### **Transistor Construction**


- 3 layer semiconductor device consisting:
  - 2 n- and 1 p-type layers of material → npn transistor
  - 2 p- and 1 n-type layers of material →pnp transistor
- The term bipolar reflects the fact that holes and electrons participate in the injection process into the oppositely polarized material
- A single pn junction has two different types of bias:
  - forward bias
  - reverse bias
  - Thus, a two-pn-junction device has four types of bias.

## Position of the terminals and symbol of BJT.

- Base is located at the middle and more thin from the level of collector and emitter
- The emitter and collector terminals are made of the same type of semiconductor material, while the base of the other type of material



#### Transistor currents




 $I_{C}$ =the collector current  $I_{B}$ = the base current  $I_{E}$ = the emitter current

- -The arrow is always drawn on the emitter
- -The arrow always point toward the n-type
- -The arrow indicates the direction of the emitter current:

 $pnp:E \rightarrow B$ 


npn:  $B \rightarrow E$ 

- By imaging the analogy of diode, transistor can be construct like two diodes that connetecd together.
- It can be conclude that the work of transistor is base on work of diode.




### **Transistor Operation**

- The basic operation will be described using the pnp transistor. The operation of the pnp transistor is exactly the same if the roles played by the electron and hole are interchanged.
- One p-n junction of a transistor is reverse-biased, whereas the other is forward-biased.



Forward-biased junction of a pnp transistor

Reverse-biased junction of a pnp transistor



- Both biasing potentials have been applied to a pnp transistor and resulting majority and minority carrier flows indicated.
- Majority carriers (+) will diffuse across the forward biased p-n junction into the n-type material.
  - A very small number of carriers (+) will through n-type material to the base terminal. Resulting IB is typically in order of microamperes.
  - The large number of majority carriers will diffuse across the reverse-biased junction into the p-type material connected to the collector terminal.

- Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material.
- Applying KCL to the transistor :

$$I_{\scriptscriptstyle E} = I_{\scriptscriptstyle C} + I_{\scriptscriptstyle B}$$


 The comprises of two components – the majority and minority carriers

$$I_{\scriptscriptstyle \mathcal{C}} = I_{\scriptscriptstyle \mathcal{C}majority} + I_{\scriptscriptstyle \mathcal{C}Ominority}$$


•  $I_{co} - I_{c}$  current with emitter terminal open and is called leakage current.

#### Common-Base Configuration

- Common-base terminology is derived from the fact that the:
  - base is common to both input and output of the configuration.
  - base is usually the terminal closest to or at ground potential.
- All current directions will refer to conventional (hole) flow and the arrows in all electronic symbols have a direction defined by this convention.
- Note that the applied biasing (voltage sources) are such as to establish current in the direction indicated for each branch.



- To describe the behavior of common-base amplifiers requires two set of characteristics:
  - Input or driving point characteristics.
  - Output or collector characteristics
- The output characteristics has 3 basic regions:
  - Active region -defined by the biasing arrangements
  - Cutoff region region where the collector current is 0A
  - Saturation region- region of the characteristics to the left of  $V_{\text{CB}} = 0V$




Active	Saturation	Cut-off
region	region	region
•IE increased, Ic increased  •BE junction forward bias and CB junction reverse bias  •Refer to the graf, Ic ≈ IE  •Ic not depends on VcB  •Suitable region for the transistor working as amplifier	<ul> <li>BE and CB junction is forward bias</li> <li>Small changes in VcB will cause big different to Ic</li> <li>The allocation for this region is to the left of VcB = 0 V.</li> </ul>	Region below the line of IE=0 A  BE and CB is reverse bias  no current flow at collector, only leakage current


The curves (output characteristics) clearly indicate that a first approximation to the relationship between IE and IC in the active region is given by

$$I_{c} \approx IE$$

 Once a transistor is in the 'on' state, the base-emitter voltage will be assumed to be

$$V_{RF} = 0.7V$$





$$lpha=rac{
m I_C}{
m I_E}$$

$$I_C = \alpha I_E + I_{CBO}$$


- It can then be summarize to  $I_{C} = \alpha I_{E}$  (ignore  $I_{CBO}$  due to small value)
- For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by

$$\alpha = \frac{\Delta I_{\rm C}}{\Delta I_{\rm E}}$$


• Alpha a common base current gain factor that shows the efficiency by calculating the current percent from current flow from emitter to collector. The value of  $\alpha$  is typical from 0.9  $\sim$  0.998.

### **Biasing**


Proper biasing CB configuration in active region by approximation  $I_{c} \approx I_{E}$  ( $I_{B} \approx 0$  uA)



## Transistor as an amplifier




## Simulation of transistor as an amplifier




#### Common-Emitter Configuration

- It is called common-emitter configuration since :
  - emitter is common or reference to both input and output terminals.
  - emitter is usually the terminal closest to or at ground
     potential.
- Almost amplifier design is using connection of CE due to the high gain for current and voltage.
- Two set of characteristics are necessary to describe the behavior for CE; input (base terminal) and output (collector terminal) parameters.


#### Proper Biasing common-emitter configuration in active region





Input characteristics for a common-emitter NPN transistor


- I<sub>B</sub> is microamperes compared to miliamperes of I<sub>C</sub>.
- $I_B$  will flow when  $V_{BE} > 0.7V$  for silicon and 0.3V for germanium
- Before this value I<sub>B</sub> is very small and no I<sub>B</sub>.
- Base-emitter junction is forward bias
- Increasing V<sub>CE</sub> will reduce I<sub>B</sub>
   for different values.




Output characteristics for a common-emitter npn transistor

- For small  $V_{CE}$  ( $V_{CE}$  <  $V_{CESAT}$ ,  $I_{C}$  increase linearly with increasing of  $V_{CE}$
- $V_{CE} > V_{CESAT} I_{C}$  not totally depends on  $V_{CE} \rightarrow$  constant  $I_{C}$
- $I_B(uA)$  is very small compare to  $I_C(mA)$ . Small increase in  $I_B$  cause big increase in  $I_C$
- $I_B = 0 A \rightarrow I_{CEO}$  occur.
- Noticing the value when  $I_c=0A$ . There is still some value of current flows.

Active region	Saturation region	Cut-off region
<ul> <li>B-E junction is forward bias</li> <li>C-B junction is reverse bias</li> </ul>	$ullet$ B-E and C-B junction is forward bias, thus the values of $I_B$ and $I_C$ is too big.	<ul> <li>region below I<sub>B</sub>=0µA</li> <li>is to be avoided if an undistorted o/p signal is required</li> </ul>
<ul> <li>can be employed for voltage, current</li> </ul>	<ul> <li>The value of V<sub>CE</sub> is so small.</li> </ul>	B-E junction and C-B junction is reverse bias
and power amplification	<ul> <li>Suitable region         when the transistor as         a logic switch.</li> <li>NOT and avoid this</li> </ul>	<ul> <li>I<sub>B</sub>=0, I<sub>C</sub> not zero, during this condition</li> <li>I<sub>C</sub>=I<sub>CEO</sub> where is this current flow when B-E</li> </ul>
	region when the transistor as an amplifier.	is reverse bias.






## Beta (β) or amplification factor

- The ratio of dc collector current (IC) to the dc base current (IB) is dc beta (βdc ) which is dc current gain where IC and IB are determined at a particular operating point, Q-point (quiescent point).
  - It's define by the following equation:

$$30 < \beta dc < 300 \rightarrow 2N3904$$

On data sheet,  $\beta_{tc} = h_{FE}$  with h is derived from ac hybrid equivalent cct. FE are derived from forward-current amplification and common-emitter configuration respectively.

- For ac conditions an ac beta has been defined as the changes of collector current (I<sub>c</sub>) compared to the changes of base current (I<sub>B</sub>) where I<sub>C</sub> and I<sub>B</sub> are determined at operating point.
- On data sheet,  $\beta_{ac} = h_{fe}$
- It can defined by the following equation:



### Example

From output characteristics of common emitter configuration, find  $\beta_{\alpha}$  and  $\beta_{\alpha}$  with an Operating point at  $I_{\text{R}}$ =25  $\mu$ A and  $V_{\text{CF}}$ =7.5V.

#### Solution:

$$\beta \text{ ac } = \frac{\Delta \text{ I C}}{\Delta \text{ I B}} \Big|_{\text{Vce}} = \text{constant}$$


$$= \frac{\text{I C 2} - \text{I C 1}}{\text{I B 2} - \text{I B 1}} = \frac{3.2 \, \text{m} - 2.2 \, \text{m}}{30 \, \mu - 20 \, \mu}$$

$$= \frac{1 \, \text{m}}{10 \, \mu} = 100$$

$$\beta_{dc} = \frac{I_c}{I_B}$$

$$= \frac{2.7 \text{ m}}{25 \text{ }\mu}$$

$$= \underline{108}$$



## Relationship analysis between a and B

CASE 1 
$$I_{E} = I_{C} + I_{B} \qquad (1)$$
 subtitute equ. 
$$I_{C} = \beta I_{B} \text{ into } (1) \text{ we get}$$
 
$$I_{E} = (\beta + 1)I_{B}$$

known : 
$$\alpha = \frac{I_c}{I_E} \Rightarrow I_E = \frac{I_c}{\alpha}$$
 (2)

known : 
$$\beta = \frac{I_c}{I_B} \Rightarrow I_B = \frac{I_c}{\beta}$$
 (3)

subtitute (2) and (3) into (1) we get,


$$\alpha = \frac{\beta}{\beta + 1}$$

and

$$\beta = \frac{\alpha}{1 - \alpha}$$

## **Common – Collector Configuration**

- Also called emitter-follower (EF).
- It is called common-emitter configuration since both the signal source and the load share the collector terminal as a common connection point.
- The output voltage is obtained at emitter terminal.
- The input characteristic of common-collector configuration is similar with common-emitter. configuration.
- Common-collector circuit configuration is provided with the load resistor connected from emitter to ground.
  - It is used primarily for impedance-matching purpose since it has high input impedance and low output impedance.



(a) pnp transistor; (b) npn transistor.

For the common-collector configuration, the output characteristics are a plot of  $I_{\scriptscriptstyle E}$  vs  $V_{\scriptscriptstyle CE}$  for a range of values of  $I_{\scriptscriptstyle B}$ .





Fig 4.9: Output characteristic in CC configuration for npn transistor


#### **Limits of Operation**

- Many BJT transistor used as an amplifier. Thus it is important to notice the limits of operations.
- At least 3 maximum values is mentioned in data sheet.
- There are:
  - a) Maximum power dissipation at collector:  $P_{Cmax}$  or  $P_{D}$
  - b) Maximum collector-emitter voltage:  $V_{CEmax}$  sometimes named as  $V_{BR/CEO}$ ) or  $V_{CEO}$ .
  - c) Maximum collector current: ICmax
  - There are few rules that need to be followed for BJT transistor used as an amplifier. The rules are:
    - i) transistor need to be operate in active region!
    - ii)  $I_{\text{C}} < I_{\text{Cmax}}$
    - ii)  $P_c < P_{cmax}$



Note:  $V_{CE}$  is at maximum and  $I_{CE}$  is at minimum ( $I_{Cmax} = I_{CEO}$ ) in the cutoff region.  $I_{CE}$  is at maximum and  $V_{CE}$  is at minimum ( $V_{CE}$  max =  $V_{CESat}$  =  $V_{CEO}$ ) in the saturation region. The transistor operates in the active region between saturation and cutoff.

## Example 1:



Refer to the fig.

#### Step1:

The maximum collector power dissipation,

$$P_{D} = I_{Cmax} \times V_{CEmax}$$
 (1)  
= 18m x 20 = 360 mW  
Step 2:

At any point on the characteristics the product of and must be equal to 360 mW. Ex. 1. If choose  $I_{Cmax} = 5$  mA, subtitute into the (1), we get  $V_{CEmax}I_{Cmax} = 360$  mW  $V_{CEmax}(5 \text{ m}) = 360/5 = 7.2 \text{ V}$ 

Ex.2. If choose  $V_{CEmax}$ =18 V, subtitute into (1), we get  $V_{CEmax}I_{Cmax}$ = 360 mW (10)  $I_{Cmax}$ =360m/18=20 mA

## **Derating P**<sub>Dmax</sub>

- P<sub>Dmax</sub> is usually specified at 25°C.
- The higher temperature goes, the less is P<sub>Dmax</sub>
- Example;
  - A derating factor of 2mW/°C indicates the power dissipation is reduced 2mW each degree centigrade increase of temperature.

### Example

Transistor 2N3904 used in the circuit with  $V_{\text{CE}}$ =20 V. This circuit used at temperature 125°C. Calculate the new maximum  $I_{\text{C}}$ . Transistor 2N3904 have maximum power dissipation is 625 mW. Derating factor is 5mW/0C.

#### Solution

Step 1:

Temperature increase:  $125^{\circ}$  –  $25^{\circ}$ C =  $100^{\circ}$ C

Step 2:

Derate transistor :  $5 \text{ mW/}^{\circ}\text{C} \times 100^{\circ}\text{C} = 500 \text{ mW}$ 

• Step 3:

Maximum power dissipation at  $125^{\circ}C = 625 \text{ mW}-500 \text{ mW}=125 \text{ mW}$ .

Step 4:

Thus  $I_{Cmax} = P_{Cmax} / V_{CE} = 125 \text{m}/20 = \underline{6.25 \text{ mA.}}$ 

Step 5:

Draw the new line of power dissipation at 125°C.

## Example

The parameters of transistor 2N3055 as follows:

- Maximum power dissipation @ 250C=115 W
- Derate factor=0.66 mW/°C.

This transistor used at temperature 78°C.

Find the new maximum value of power dissipation.

Find the set of new maximum of  $I_c$  if  $V_{CE}=10V$ , 20V and 40 V.

#### **Solution**

• Step 1:

Temperature increase :  $78^{\circ}C - 25^{\circ}C = 53^{\circ}C$ 

Step 2:

Derate transistor: 0.66mW/°C x 53°C = 35 mW

• Step 3:

Maximum power dissipation at  $78^{\circ}C = 115W - 35W = 80$  mW.

Step 4:


$$I_{Cmax} = P_{Cmax} / V_{CE} = 80 \text{m} / 10 = 8 \text{ mA (point C)}$$

$$I_{Cmax} = P_{Cmax} / V_{CE} = 80m/20 = 4 mA. (point B)$$

$$I_{Cmax} = P_{Cmax} / V_{CE} = 80m/40 = 2 mA (point A)$$

Step 5:

Draw the new line of power dissipation at 78°C.






	DATIN	

Rating	Symbol	2N4123	Unit
Collector-Emitter Voltage	VCEO	30	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	40	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	5.0	Vde
Collector Current - Continuous	I <sub>C</sub>	200	mAde
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	625 5.0	mW mW°C
Operating and Storage Junction Temperature Range	T <sub>j</sub> ,T <sub>stg</sub>	-55 to +150	,c

#### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>pJC</sub>	83.3	°C W
Thermal Resistance, Junction to Ambient	Rulla	200	°C W



	ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)				
Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1)	V <sub>(BR)CEO</sub>	30		Vdc	
$(I_C = 1.0 \text{ mAdc}, I_E = 0)$					
Collector-Base Breakdown Voltage	V <sub>(BR)CBÓ</sub>	40		Vdc	
$(I_C = 10  \mu Adc, I_E = 0)$					
Emitter-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	.5.0	-	Vdc	
$(l_E = 10 \mu\text{Adc}, l_C = 0)$					
Collector Cutoff Current	Icao	-	50	nAde	
$(V_{CB} = 20 \text{ Vdc}, I_E = 0)$			1000	and the second	
Emitter Cutoff Current	Iggo	-	50	n/Adc	
$(V_{BE} = 3.0 \text{ Vdc}, I_C = 0)$					
ON CHARACTERISTICS					
DC Current Gain(1)					
$(I_C = 2.0 \text{ mAde}, V_{CE} = 1.0 \text{ Vde})$	hee	50	150	3.2	
$(I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$	2007	25	-		
Collector-Emitter Saturation Voltage(1)	V <sub>CE(sat)</sub>	-	0.3	Vdc	
$(I_C = 50 \text{ mAdc}, I_B = 5.0 \text{ mAdc})$					
Base-Emitter Saturation Voltage(1)	V <sub>BE(sat)</sub>	_	0.95	Vdc	
$(I_C = 50 \text{ mAde}, I_B = 5.0 \text{ mAde})$					
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain Bandwidth Product	f <sub>T</sub>	250		MHz	
$(J_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz})$					
Output Capacitance	Cobo	-	4.0	рF	
$(V_{CB} = 5.0 \text{ Vdc}, I_E = 0, f = 100 \text{ MHz})$					
Input Capacitance	Cito	-	8.0	pF	
$(V_{BE} = 0.5 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz})$					
Collector-Base Capacitance	Ccb	_	4.0	pF	
$(I_E = 0, V_{CB} = 5.0 \text{ V}, f = 100 \text{ kHz})$					
Small-Signal Current Gain	hs	50	200		
$(I_C = 2.0 \text{ mAde}, V_{CE} = 10 \text{ Vde}, f = 1.0 \text{ kHz})$				1	
Current Gain - High Frequency					
$(I_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz})$	h <sub>fe</sub>	2.5	-	-	
$(I_C = 2.0 \text{ mAde}, V_{CE} = 10 \text{ V}, f = 1.0 \text{ kHz})$		50	200		
Noise Figure	NF	_	6.0	dB	
$(I_C = 100 \mu Adc, V_{CE} = 5.0 \text{ Vdc}, R_S = 1.0 \text{ k ohm}, f = 1.0 \text{ kHz})$					

(1) Pulse Test: Pulse Width = 300 μs. Duty Cycle = 2.0%

## **Transistor Terminal Identification**



#### **Transistor Testing**

- Curve Tracer
   Provides a graph of the characteristic curves.
- 2. DMM Some DMM's will measure βDC or HFE.
- 3. Ohmmeter

